Job Description • Minimum 6 years in DV domain • Good experience in verification life cycle/flow • Good understanding of SV/UVM methodology • Minimum 1 year experience in gate level simulations (GLS) • Good understanding of the GLS flow, debugging techniques • Experience in AMBA AXI would be preferred